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ABSTRACT 
Concerns about the reliability of real-time embedded systems that 
employ dynamic voltage scaling has recently been highlighted 
[1,2,3], focusing on transient-fault-tolerance techniques based on 
time-redundancy. In this paper we analyze the usage of information 
redundancy in DVS-enabled systems with the aim of improving 
both the system tolerance to transient faults as well as the energy 
consumption. We demonstrate through a case study that it is 
possible to achieve both higher fault-tolerance and less energy 
using a combination of information and time redundancy when 
compared with using time redundancy alone. This even holds 
despite the impact of the information redundancy hardware 
overhead and its associated switching activities. 
 
Categories and Subject Descriptors 
B.8.1 [Performance and Reliability]: Reliability, Testing, and 
Fault-Tolerance. C.3 [Special-Purpose and Application-Based 
Systems]: Real-time and embedded systems. 
 
General Terms 
Performance, Design, Reliability. 
 
Keywords 
Dynamic Voltage Scaling (DVS), Single Event Upset (SEU), 
Information Redundancy. 
 
1. INTRODUCTION 
Real-time embedded systems that are employed in defense, space, 
and consumer applications often have both energy constraints and 
fault-tolerance requirements. To address these two issues, dynamic 
voltage scaling (DVS) and time redundancy are often used. DVS is 
a popular system-level low-power design technique [4,5], whilst 
time redundancy is an effective technique to achieve tolerance to 
transient faults in real-time embedded systems [3,6]. Both 
techniques require slack time in the system schedule to achieve 
their goals, i.e. DVS reduces energy by lowering the system 
operating voltage and frequency, whilst time redundancy improves 
transient-fault tolerance by performing a number of recovery 
executions depending on the available slack. If more slack is given 
to DVS to save more energy, less slack is left for transient-fault 
tolerance, and vice versa. This means that there is a resource 
conflict between DVS and time-redundancy-based fault-tolerance 
on slack-time which is a limited resource. Furthermore, DVS-
enabled systems are more susceptible to transient faults or Single 
Event Upsets (SEU) (Bit-flips due to the impact of particles on flip-
flops), since the rate of SEUs in such systems increases 
exponentially as supply voltage decreases [3,7]. Such faults have 
become the major source of concern due to the continuing 
technology shrinkage [2,8]. 
The trade-off problem between fault-tolerance and energy 
consumption in DVS-enabled systems has recently been 
highlighted [3] and become subject to investigations [1,2,9]. Non-
uniform checkpoint placement policies for the combined purpose of 
conserving energy and providing fault-tolerance have been 
proposed in [1]. The technique proposed in [2] uses an adaptive 
check-pointing scheme to achieve fault-tolerance and energy saving 
in a unified manner. Although both techniques [1,2] are effective in 
achieving fault tolerance, the obtained energy savings are limited 
due to the fact that the time redundancy requires slack time – slack 
that otherwise could be exploited through DVS to reduce the 
energy consumption. In the context of on-chip communication, a 
dynamic voltage swing approach has been proposed in [9] to 
optimize the energy consumption of a reliable communication 
scheme. 
As opposed to these approaches, we propose in this paper the usage 
of information redundancy in fault-tolerant DVS-enabled systems. 
The aim of using information redundancy is to decouple the fault-
tolerance from the slack time and hence to provide more slack to 
DVS without degrading the fault-tolerance capability of the system. 
To the best of our knowledge, this paper is the first attempt that 
addresses energy management through DVS and fault-tolerance 
through information-redundancy in conjunction.  
The rest of the paper is organized as follows. The system, 
performability and energy models are presented in Section 2. 
Section 3 compares the performability and the energy consumption 
of the proposed approach (which uses both time-redundancy and 
information-redundancy) and the conventional approach (which 
solely uses time-redundancy), using a set of experiments. Section 4 
concludes the paper. 
 
2. SYSTEM MODELS 
In this paper, we will compare and analyze two types of DVS-
enabled real-time systems, defined as follows: 
(a) Conventional R system: This represents a DVS-enabled 
system which uses pure rollback-recovery, i.e., the conventional 
time-redundancy based approach (Fig. 1a). In this system, 
whenever transient faults (i.e. SEUs) occur during the task 
execution, a recovery execution (re-execution) of the same task is 
required [3,6]. For instance, as shown in Fig. 1a, during the original 
task execution three SEUs (2 SEUs in the same clock cycle and 1 
single SEU) cause a faulty run, hence necessitating a recovery 
execution (recovery execution 1). Such executions have to be 
performed until a non-faulty run happens (e.g. recovery execution 2 
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(performability) it is necessary to reserve some system time for 
recovery executions (slack for recoveries), while the remaining 
slack until the task deadline D can be exploited via DVS to reduce 
the system’s energy dissipation. Please note that we do not focus 
our attention here on a particular DVS technique. In general the 
proposed approach can be used together with any DVS technique. 
(b) Proposed RI system: These DVS-enabled systems use both 
rollback-recovery and information redundancy, i.e., the fault-
tolerance is achieved through recovery executions as well as 
through redundant information that can be used to correct faults 
during execution (i.e. without necessitating a re-execution). 
Consider Fig. 1b, which demonstrates this approach using the same 
SEUs as in Fig. 1a. As we can observe, whenever one SEU occurs 
during a single clock cycle (first and third faults in Fig. 1), the 
resulting error can be corrected by some additional hardware which 
is used for information redundancy. Faults that require a recovery 
execution occur only if two or more SEUs happen during a single 
clock cycle (for instance, second fault during the original execution 
in Fig. 1b). Accordingly, the number of necessary recoveries is 
reduced leaving more exploitable slack to DVS. Suppose a task and 
its recoveries run at the same frequency f. Let N be the number of 
clock cycles which are needed to execute the task, D be the 
deadline (in seconds), and ρ f be the probability of having a faulty 
run. Then, the task execution time is N/f seconds, and the amount of 
total slack time is D-(N/f). If the original execution fails, the first 
recovery is executed with the probability of ρ f. Similarly, the i
th 
) ( K i ≤  recovery will be executed with probability ρ f
i. Thus, the 
expected time required for executing K recoveries is: 
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Therefore the slack time which is left for DVS is: 
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DVS can use the slack time TDVS to save energy. It can be seen 
from Eq. (2) that as ρ f (i.e. the probability of having a faulty run) 
decreases,  TDVS increases. The use of information redundancy 
decreases ρ f, so that TDVS increases and more slack time becomes 
available to save energy (compare Fig. 1a and 1b). 
 
Information redundancy in the proposed RI system is obtained by 
adding some additional hardware to the conventional circuit, as 
shown in Fig. 1c (for implementation details see [10]). This 
hardware comprises a parity generator (produces parity bits, e.g. 
Overlapping parity bits [10]), flip-flops to store the parity bits, and 
a single bit error corrector which restores the affected registers to 
the original content as long as only one bit is corrupted. We will 
demonstrate in Section 3 that the extra energy associated with the 
additional hardware can be overcompensated by DVS (because of 
the  TDVS increase), i.e. the RI systems can yield higher energy 
savings when compared to the conventional R systems. 
 
2.1 Performability Model 
In this paper the fault-tolerance capability of DVS-enabled real-
time systems is measured by the performability criterion defined as 
the probability of finishing the task correctly within its deadline in 
the presence of faults [3,11]. Using this criterion, this section 
presents an analysis for both the proposed RI and conventional R 
systems.  
In DVS-enabled systems, reducing the supply voltage of a digital 
circuit requires the reduction of the frequency in order to ensure 
correct operation. When the conventional R system runs at supply 
voltage VR, the operational frequency can be expressed as [12]: 
 
α ) ) 1 (( ) ( ) ( 1 2 1
1
6 th bs R R d R R V V K V K K L V f − + + =
−        (3) 
 
where Ld R is the logic depth of the critical path, Vth1, K1, K2, and K6 
are constants for given process technology, Vbs is the body-to-
source voltage, and α  is a measure of velocity saturation whose 
value has been approximated to be 1 [12].  
This paper proposes to use information redundancy which requires 
some extra hardware logic to process the redundant information. 
Suppose that because of the extra hardware logic, the depth of the 
critical path of the proposed RI system is Kc times the depth of the 
critical path of the conventional R system, i.e. 
R d C RI d L K L ⋅ = , 
then the operational frequency of the proposed RI system is: 
 
α ) ) 1 (( ) ( ) ( 1 2 1
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Also, for DVS-enabled systems, the fault rate is determined by the 
system supply voltage [3]. The arrival process of particle-induced 
faults (i.e. SEUs) is typically modeled as a Poisson process with an 
average fault rate λ   [2,3,13]. Suppose the supply voltage of the 
conventional R system can be changed between Vmin and Vmax. Let 
λ 0 be the fault rate corresponding to Vmax, and λ 010
d be the fault 
rate corresponding to Vmin (i.e. fault rate at Vmin is 10
d higher than 
fault rate at Vmax). Based on the fault-rate model proposed in [3], 
when the conventional R system runs at supply voltage VR, its fault 
rate can be expressed as: 
 
  Figure 1. a) Conventional system (denoted by R), b) Proposed system (denoted by RI), c) Information redundancy hardware                        
min max
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In this paper, it is assumed that d=1 and λ 0=10
-6 FPS (faults per 
second), which means that fault rate at the minimum voltage is 10
-5 
FPS and at the maximum voltage is 10
-6  FPS, which are typical 
fault rates for particle-induced faults [3].  
The use of information redundancy requires some extra flip-flops to 
store the redundant bits. However, as the number of the flip-flops 
increases, the rate at which the flip-flops are hit by particles 
increases linearly [8]. Suppose that because of the redundant bits, 
the number of the flip-flops of the proposed RI system is KFF times 
the number of the flip-flops of the conventional R system, then the 
fault rate of the proposed RI system is: 
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Since the particle-induced faults follow a Poisson distribution, in 
the conventional R system, the probability of having a faulty run (at 
least one SEU during one of the clock cycles) of the task is: 
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In this case, the maximum number of possible recoveries is: 
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Based on Eq. (7) and Eq. (8), the performability of the conventional 
R system is: 
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As mentioned in Section 2, the proposed RI system has a faulty run 
if more than one SEU (at least two SEUs) occurs during a clock 
cycle. Therefore, based on Poisson distribution, the probability of 
having a faulty run can be expressed as: 
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Hence, the performability of the proposed RI system is: 
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Eq. (9) and Eq. (11) will be used in Section 3 to compare the 
performabilities of the conventional R system (based on time-
redundancy only) and the proposed RI system (i.e. the proposed 
approach based on the combination of time and information 
redundancy). 
It is important to note that the performability of both the 
conventional R system and the proposed RI system increase with 
increasing supply voltage (and consequently increasing operational 
frequency), since more recovery executions can be performed 
within the task deadline. However, the performability of the RI 
system is in general better than the R system when the same supply 
voltage is used. This is due to the fact that the additional 
information redundancy in the RI system, which does not require 
slack for any recovery execution, covers one SEU per clock cycle, 
hence leaving more slack for recoveries. This aspect will be 
clarified in Section 3. 
 
2.2 Energy Consumption Model 
The energy consumption per cycle of the conventional R system is 
[12]: 
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where Ceff is the average switched capacitance per cycle for the 
whole circuit, LgR is the number of the logic gates in the circuit, K3, 
K4 and K5 are constant parameters and Ij is the current due to 
junction leakage. 
As mentioned in Section 2, in the proposed RI system some extra 
hardware logic is needed to process the redundant information. 
Suppose that because of the extra hardware, the number of gates in 
the proposed RI system is Ka times the number of gates in the 
conventional R system, i.e. LgRI=Ka⋅ LgR. Let Ceff_extra be the average 
switched capacitance per cycle for this extra hardware logic, the 
energy consumption (per cycle) of the proposed RI system is: 
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As mentioned in Section 2, both the conventional R and the 
proposed RI systems use rollback-recovery, i.e. after a faulty run 
the task has to be re-executed. Such recovery executions consume, 
just like the original execution, energy. Therefore, to analyze the 
energy consumption of the proposed RI and conventional R 
systems, the expected value of energy consumption should be 
considered. The expected energy consumption is [3]: 
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where Ecyc is given either by Eq. (12) or Eq. (13), depending on 
which system type is considered. 
According to Eqs. (12)-(14), if the conventional R system and the 
proposed RI system operate at the same supply voltage, the RI 
system will show higher energy consumption than the R system. 
However, it is important to note that the RI system has a much 
better performability than the R system at the same voltage setting, 
so that it is possible to lower the supply voltage of the RI system 
via DVS to achieve less energy dissipation than the R system, even 
though the RI system still provides better performability than the R 
system.  
 
3. CASE STUDY AND EXPERIMENTS 
In this section we will validate the efficiency and applicability of 
the proposed approach (i.e. based on the combination of time and 
information redundancy) as compared to the conventional approach 
(i.e. based on time-redundancy alone). For this purpose we have 
performed a Crusoe processor case study as well as some 
experiments using several ITC’99 benchmarks. Section 3.1 
compares the performability and energy dissipation of the 
conventional R and the proposed RI systems based on the Crusoe 
processor. Section 3.2 investigates the influence of hardware 
overhead on the suitability of the proposed approach. Section 3.3 
presents synthesis results to clarify the typical hardware overhead 
required in realistic benchmark circuits. 3.1 Case Study: Crusoe Processor 
This section demonstrates that it is possible to achieve both higher 
performability and less energy consumption using a combination of 
information and time redundancy techniques (proposed RI system) 
when compared to using time redundancy alone (conventional R 
System). We use as a case study a Transmeta Crusoe processor 
implemented in 0.18µ m CMOS technology, for which 
implementation-relevant parameters are given in [12,14]. These 
parameters comprise the following constants needed for the 
evaluation of performability and energy (Eqs. (3)-(14)): K1 = 0.053, 
K2 = 0.140, K3 = 3.0× 10
-9, K4 = 1.63, K5 = 3.65, K6 = 51× 10
-12, Vbs = 
0 V, Vth1 = 0.359 V, Ceff = 1.11× 10
-9 F, Ld = 37, Lg = 4× 10
6, Ij = 
2.40× 10
-10 A.  
As an example, a task with a worst-case execution time of 
N=40000 clock cycles and a deadline at D=0.5ms is considered 
here. For this example, the deadline allows 7 recovery executions 
of the whole task (with N=40000) at Vdd=1.6V. Furthermore, for 
the RI system we assume a hardware overhead as well as increased 
switching activity of 100% (i.e. Ka=2, KFF=2, Ceff_extra=Ceff), and a 
critical path depth increase of 10% (Kc=1.1). This assumption will 
be generalized in Section 3.2.  
First we will investigate the performability and expected energy 
consumption of the two system types (R and RI) when changing the 
supply voltage. Suppose one wants to know at which supply 
voltages the proposed RI system provides better performability 
than the conventional R system. To do this, one has to solve the 
inequality: 
                                  ) ( ) ( R R f RI RI f V R V R >                  ( 1 5 )  
 
Because of the complexity of Eq. (9) and Eq. (11), a numerical 
method has been used to solve this inequality. Fig. 2, shows the 
solution. In this figure, the curve (between the shaded and exposed 
areas) is the geometrical locus of the points at which the 
performabilities of the two systems are identical and the region 
above the curve (the shaded area) is the geometrical locus of the 
points at which the proposed RI system provides better 
performability than the conventional R system (i.e. the solution of 
the inequality). 
 
Proposed
System
Conventional System
) ( ) ( R R f RI RI f V R V R =
) ( ) ( R R f RI RI f V R V R <
) ( ) ( R R f RI RI f V R V R >
 
Figure 2. Solution of the performability inequality 
 
For example, consider the points labeled A, and B in Fig. 2. Point 
A indicates that when the supply voltage VR=1.5V is applied to the 
conventional R system and the supply voltage VRI=1.2V is applied 
to the proposed RI system, the performability of the proposed RI 
system is better than the performability of the conventional R 
system (desirable from the fault-tolerance point of view). Point B 
indicates that when the supply voltage VR=2.5V is applied to the 
conventional R system and the supply voltage VRI=1.1V is applied 
to the proposed RI system, the performability of the proposed RI 
system is less than the performability of the conventional R system 
(undesirable from the fault-tolerance point of view). 
Now, suppose one wants to know at which supply voltages, the 
proposed RI system provides better expected energy consumption 
than the conventional R system. To do this, one has to solve the 
inequality: 
                                ) ( ) ( R R RI RI V EE V EE <                  ( 1 6 )  
 
Again, because of the complexity of Eq. (7), Eq. (10), Eq. (12), Eq. 
(13) and Eq. (14), a numerical method has been used to solve this 
inequality. Fig. 3, shows the solution. In this figure, the curve 
(between the shaded and exposed areas) is the geometrical locus of 
the points at which the expected energies of the two systems are 
identical. The region below the curve (the shaded area) is the 
geometrical locus of the points at which the proposed RI system 
provides better expected energy consumption than the conventional 
R system (i.e. the solution of the inequality). 
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Figure 3. Solution of the expected energy inequality 
 
For example, consider the points labeled A and B in Fig. 3. Point A 
indicates that when the supply voltage VR=1.5V is applied to the 
conventional R system and the supply voltage VRI=1.4V is applied 
to the proposed RI system, the energy consumption of the proposed 
RI system is greater than the energy consumption of the 
conventional R system (undesirable from the energy consumption 
point of view). Point B indicates that when the supply voltage 
VR=2V is applied to the conventional R system and the supply 
voltage VRI=1V is applied to the proposed RI system, the energy 
consumption of the proposed RI system is less than the energy 
consumption of the conventional R system (desirable from the 
energy consumption point of view). 
Although Figs. 2 and 3 provide some interesting insight into the 
performability and energy trade-offs between the R and RI systems, 
it is not directly apparent in which regions those systems provide 
better solutions from both preformability as well as energy point of 
view. For this purpose, Fig. 4 shows the solution of the inequalities 
(15) and (16) together. As shown in this figure, for VR> 1.2V and 
VRI> 0.8v, the curve of the performability equation is below the 
curve of the expected energy consumption equation (shaded are). 
This leads to an interesting conclusion: Given a conventional R 
system operating at a voltage VR≥ 1.2V, it is always possible to find 
an RI system that offers better performability and, at the same time, 
lower energy dissipation than the R system. To clarify this assume 
a conventional R system running at VR=2.5V. An RI system 
operating at VRI=1.8V (Point A in Fig. 4) would require the same 
energy dissipation, however, it would offer better performability. 
Similarly, an RI system supplied with VRI=1.5V (Point B in Fig. 4) 
would expose the same performability than the R system, however it would require less energy. For all the points on the vertical line 
between Points A and B, the proposed RI system offers 
simultaneously better performability and energy than the 
conventional R system. In summary, for DVS-enabled systems the 
RI system is the preferred choice even when considering the energy 
overheads associated with the additional hardware required for the 
information redundancy.  
Conventional System
Proposed
System
EE RI =EE R
R f RI> R f R
EE RI <EE R
R f RI= R f R
 
Figure 4. Solution of the energy and performability inequalities  
 
Although, in the shaded area of Fig. 4, the RI system offers better 
performability and, at the same time, lower energy dissipation than 
the R system, it is not apparent from Fig. 4 how much energy can 
be saved using the RI system. To provide insight into the energy 
efficiency of the RI system, the different levels of energy saving 
which can be achieved in the shaded area of Fig. 4 by the RI 
system, are shown in Fig. 5. For example, an RI system supplied 
with VRI=1.75V would expose the same performability than the R 
system with VR=3V (Point A in Fig. 5), however the RI system 
would require 40% less energy than the R system. 
 
Conventional System
Proposed
System
 
Figure 5. Different levels of energy saving 
 
3.2 Influence of Hardware Overhead 
Although the previous analysis has been carried out for the Crusoe 
processor, most of the parameters (Section 3.1) are independent 
from Crusoe and are only technology dependent. In fact, the only 
parameters that depend on the Crusoe processor are, i) number of 
the gates and flip-flops, ii) average switched capacitance, and iii) 
depth of critical path. The hardware overhead, which is required to 
process the redundant information, influences these three 
parameters. In order to generalize the result obtained in Section 3.1, 
and to study the impact of the overhead on the efficiency of the 
proposed approach, we have regenerated the results in Fig. 6 for 
different parameters settings, i.e. critical path increase (Kc), 
hardware overhead (Ka and KFF) and switching activity (switched 
capacitance) overhead (Ceff_extra).  
As we can observe from Fig. 6a, if the RI system hardware 
overhead as well as the switching activity are assumed to be 50% 
higher than in the original R system and the critical path increase to 
be 4%, then the proposed RI system proves constantly 
advantageous in terms of performability and energy dissipation. 
With increasing critical path (up to 10%), hardware and switching 
overheads (up to 200%), the proposed RI system still provides 
better performability and energy dissipation for many voltage 
settings (i.e. shaded area). 
 
3.3 Typical Hardware Overheads  
As we have seen in the previous section, the overheads associated 
with the additional hardware required for information redundancy 
have an impact on the suitability of the proposed RI approach. To 
provide insight into this overhead required for typical circuit 
designs, we have carried out some synthesis experiments using four 
circuits from the ITC’99 benchmarks and the Mentor Graphics 
Leonardo synthesis tool (Version 2003b.35). These experiments 
were performed for the unmodified circuits (representing the R 
systems) as well as for the modified circuits (based-on overlapping 
parity method) that included the extra hardware for the redundant 
information (representing the RI systems). After synthesis, the total 
number of signal transitions was used as a criterion to analyze the 
average switched capacitance and, hence, the dynamic energy 
consumption. It should be noted that the hardware overhead also 
accounts for the static energy overhead (see Section 2). The 
performed experiments indicate a hardware overhead of 42% to 
179% and a switching activity overhead of 53% to 168%. Also, it 
has been found that the critical path length increase is less than 7%. 
Note that for such overheads the proposed RI system yields better 
results in terms of energy and performability (Fig. 6).  
Overall, the experiments presented in this section have shown that 
the proposed RI systems offer advantages in terms of energy and 
performability over conventional R systems. This is particular the 
case if the hardware overhead for the additional information 
redundancy can be kept below 200%.  
 
4. CONCLUSIONS 
This paper has presented the first investigation into usage of 
information redundancy in DVS-enabled systems. Our 
experimental and analytical studies show that DVS-enabled real-
time systems which use a combination of information-redundancy 
and rollback-recovery can significantly improve the system’s 
reliability as well as energy dissipation, when compared to DVS-
enabled systems that rely solely on rollback-recovery, even when 
considering the imposed hardware overheads.  
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